Surface activated bonding of copper through silicon vias and gold stud bumps at room temperature

نویسندگان

  • M. M. R. Howlader
  • F. Zhang
  • M. J. Deen
  • T. Suga
چکیده

A comprehensive investigation of the surfaces of copper through silicon vias Cu-TSVs and gold stud bumps is presented. These vias and stud bumps were bonded at room temperature using a nanobonding and interconnection equipment. The influence of heating on the bonded interface was also studied. In order to achieve an intimate contact between the Au-stud bumps and Cu-TSVs, the stud bumps were flattened under an external force of 20 N before bonding. The surface roughness of the flattened area was improved due to deformation of the bumps. Specimens with high deformation provided better alignment accuracy than those with low deformation. The Cu-TSV surface showed inhomogeneous behavior due to the influence of electroplating and chemical mechanical polishing. Tensile pulling test of the bonded interfaces showed three fractures modes in the bulk of the Au bump and the Au pad. The electrical resistance of the bonded interface was dependent on the surface morphology of the bumps and TSVs, the distance between the bumps and TSVs, the locations of the bumps and TSV with respect to the argon fast atom beams, and the distribution of external force during bonding. Heating at 200 °C for 60 h in air increased the electrical resistance of the bonded interface. This investigation shows that the vertical integration of Au/Cu at room temperature and low bonding force can be applied to three-dimensional interconnections for low cost miniaturized systems. © 2011 American Vacuum Society. DOI: 10.1116/1.3549114

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Maskless shaping of gold stud bumps as high aspect ratio microstructures

Micro/nanoimprinting is a simple and economical way of patterning polymeric structures over large areas. This paper seeks to extend this technique to fabricate three dimensional (3D) metallic microstructures, even in trenches and constrained areas using a flip chip bonder in conjunction with a wire bonder. In this two step process, gold stud bumps were placed first on sputtered metal at appropr...

متن کامل

3-d Analysis of a Copper Flip-chip Interconnection Using Fib-sem Slice and View

Recently, flip-chip assembly has become mainstream for fine-pitch interconnection in large-scale integration packages. Gold studs and copper pillars with solder caps are two types of bumps in common use.[1] Gold stud bumps are commonly used for interconnecting dice with peripheral layouts. Gold-gold bonding has the advantage of a low process temperature, and gold-solder with adhesive has good w...

متن کامل

Laser-Assisted Bumping for Flip Chip Assembly

A novel laser-assisted chip bumping technique is presented in which bumps are fabricated on a carrier and subsequently transferred onto silicon chips by a laser-driven release process. Copper bumps with gold bonding layers and intermediate nickel barriers are fabricated on quartz wafers with pre-deposited polyimide layers, using UV lithography and electroplating. The bumps are thermosonically b...

متن کامل

2010 - 9 - 20 John Wawrzynek and Krste Asanovic ́ with John Lazzaro CS 250 VLSI System Design Lecture 5 – System

A general-purpose 3D-LSI platform technology for a high-capacity stacked memory integrated on a logic device was developed for high-performance, power-efficient, and scalable computing. SMAFTI technology [1-5], featuring an ultra-thin organic interposer with high-density feedthrough conductive vias, was introduced for interconnecting the 3D stacked memory and the logic device. A DRAM-compatible...

متن کامل

Room-Temperature Gold-Gold Bonding Method Based on Argon and Hydrogen Gas Mixture Atmospheric-Pressure Plasma Treatment for Optoelectronic Device Integration

Low-temperature bonding methods of optoelectronic chips, such as laser diodes (LD) and photodiode (PD) chips, have been the focus of much interest to develop highly functional and compact optoelectronic devices, such as microsensors and communication modules. In this paper, room-temperature bonding of the optoelectronic chips with Au thin film to coined Au stud bumps with smooth surfaces (Ra: 1...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2011